


Day : Friday  
Date: 3/3/2006  
Time: 11:19:48

 **PALM INTRANET**

## Inventor Information for 10/086594

Inventor Name	City	State/Country
HIAQ, EJAZ UL	SUNNYVALE	CALIFORNIA
SLAGER, JAMES R.	SARATOGA	CALIFORNIA

[Appln Info](#) [Contents](#) [Petition Info](#) [Atty/Agent Info](#) [Continuity Data](#) [Foreign Data](#)

Search Another: Application#   or Patent#    
PCT /  /   or PG PUBS #    
Attorney Docket #    
Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)


**PALM INTRANET**

 Day : Friday  
 Date: 3/3/2006  
 Time: 11:19:53

**Inventor Name Search Result**

Your Search was:

 Last Name = HAQ  
 First Name = EJAZ

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">08638100</a>	<a href="#">5737258</a>	150	04/26/1996	NONVOLATILE SEMICONDUCTOR MEMORY WHICH IS CONNECTABLE TO A DRAM BUS	HAQ, EJAZ
<a href="#">08739276</a>	<a href="#">5732018</a>	150	10/29/1996	SELF-CONTAINED REPROGRAMMING NONVOLATILE INTEGRATED CIRCUIT MEMORY DEVICES AND METHODS	HAQ, EJAZ
<a href="#">08768271</a>	Not Issued	161	12/17/1996	SENSE AMPLIFIER CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICE	HAQ, EJAZ
<a href="#">07456879</a>	<a href="#">4973865</a>	250	12/20/1989	AUTO-DELAY GAIN CIRCUIT	HAQ, EJAZ U.
<a href="#">07534809</a>	Not Issued	166	06/07/1990	INTEGRATED CIRCUIT MEMORY WITH NON-BINARY ARRAY CONFIGURATION	HAQ, EJAZ U.
<a href="#">07783040</a>	<a href="#">5220518</a>	150	10/25/1991	INTEGRATED CIRCUIT MEMORY WITH NON-BINARY ARRAY CONFIGURATION	HAQ, EJAZ U.
<a href="#">08380975</a>	Not Issued	162	01/31/1995	SEMICONDUCTOR MEMORY DEVICE HAVING LOW POWER SELF REFRESH AND BURN-IN FUNCTIONS	HAQ, EJAZ U.
<a href="#">08580645</a>	<a href="#">5636171</a>	150	12/29/1995	SEMICONDUCTOR MEMORY DEVICE HAVING LOW POWER SELF REFRESH AND BURN-IN FUNCTIONS	HAQ, EJAZ U.
<a href="#">08705040</a>	<a href="#">5654930</a>	150	08/30/1996	SEMICONDUCTOR MEMORY DEVICE HAVING LOW POWER SELF REFRESH AND BURN-IN FUNCTIONS	HAQ, EJAZ UI
<a href="#">60078213</a>	Not Issued	159	03/16/1998	HIGH SPEED SOURCE SYNCHRONOUS SIGNALING	HAQ, EJAZ UI

				FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES	
<u>09576109</u>	Not Issued	168	05/22/2000	Signal latching of high bandwidth dram arrays when skew between different components is higher than signal rate	HAQ, EJAZ UL
<u>09578354</u>	<u>6327205</u>	150	05/24/2000	Signal latching of high bandwidth dram arrays when skew between different components in higher than signal rate	HAQ, EJAZ UL
<u>09637338</u>	<u>6513080</u>	150	08/10/2000	HIGH SPEED BUS SYSTEM AND METHOD FOR USING VOLTAGE AND TIMING OSCILLATING REFERENCES FOR SIGNAL DETECTION	HAQ, EJAZ UL
<u>09851622</u>	<u>6812767</u>	150	05/08/2001	HIGH SPEED SOURCE SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES	HAQ, EJAZ UL
<u>10086594</u>	Not Issued	30	02/27/2002	Method and system for deskewing parallel bus channels to increase data transfer rates	HAQ, EJAZ UL
<u>10159488</u>	Not Issued	41	05/31/2002	System and method for increasing signal strength at a receiver in transmission lines with high attenuation	HAQ, EJAZ UL
<u>10947892</u>	<u>7009428</u>	150	09/22/2004	HIGH SPEED SOURCE SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES	HAQ, EJAZ UL
<u>11176439</u>	Not Issued	41	07/06/2005	High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines	HAQ, EJAZ UL
<u>11176799</u>	Not Issued	93	07/06/2005	HIGH SPEED SOURCE SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES	HAQ, EJAZ UL
<u>60180236</u>	Not Issued	159	02/04/2000	Signal latching of high bandwidth dram arrays when skew between different components is higher than signal rate	HAQ, EJAZ UL

<u>60272222</u>	Not Issued	159	02/27/2001	Method and system for deskewing parallel bus channels to increase data transfer speed	HAQ, EJAZ UL
<u>60295347</u>	Not Issued	159	06/01/2001	System and method for increasing signal strength at a receiver in transmission lines with high attenuation	HAQ, EJAZ UL
<u>07469617</u>	Not Issued	161	01/24/1990	INTERBLOCK DISPERSED-WORD MEMORY ARCHITECTURE	HAQ, EJAZ UL
<u>07505730</u>	<u>5126970</u>	150	04/06/1990	STATIC RANDOM ACCESS MEMORY WITH PMOS PASS GATES	HAQ, EJAZ UL
<u>08009475</u>	<u>5343438</u>	150	02/01/1993	SEMICONDUCTOR MEMORY DEVICE HAVING A PLURALITY OF ROW ADDRESS STROBE SIGNALS	HAQ, EJAZ UL
<u>08068547</u>	<u>5446697</u>	150	05/28/1993	SEMICONDUCTOR MEMORY DEVICE	HAQ, EJAZ UL
<u>08511812</u>	<u>5889719</u>	150	08/07/1995	SEMICONDUCTOR MEMORY DEVICE	HAQ, EJAZ UL
<u>08511815</u>	<u>5610869</u>	150	08/07/1995	SEMICONDUCTOR MEMORY DEVICE	HAQ, EJAZ UL
<u>08781953</u>	<u>5845108</u>	150	12/19/1996	SEMICONDUCTOR MEMORY DEVICE USING ASYNCHRONOUS SIGNAL	HAQ, EJAZ UL
<u>09057158</u>	<u>6160423</u>	150	04/07/1998	HIGH SPEED SOURCE SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES	HAQ, EJAZ UL
<u>09165705</u>	<u>6151648</u>	150	10/02/1998	HIGH SPEED BUS SYSTEM AND METHOD FOR USING VOLTAGE AND TIMING OSCILLATING REFERENCES FOR SIGNAL DETECTION	HAQ, EJAZ UL
<u>09318690</u>	<u>6430606</u>	150	05/25/1999	HIGH SPEED SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS	HAQ, EJAZ UL
<u>09475087</u>	<u>6255859</u>	150	12/30/1999	HIGH SPEED SOURCE SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES	HAQ, EJAZ UL

Inventor Search Completed: No Records to Display.

---

	Last Name	First Name	
<b>Search Another: Inventor</b>	<input type="text" value="HAQ"/>	<input type="text" value="EJAZ"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)



PALM INTRANET

Day : Friday  
Date: 3/3/2006  
Time: 11:20:00

## Inventor Name Search Result

Your Search was:

Last Name = SLAGER

First Name = JAMES

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">06328973</a>	Not Issued	161	12/09/1981	INTERFACE BETWEEN A MICROPROCESSOR AND A COPROCESSOR	SLAGER, JAMES
<a href="#">06615081</a>	<a href="#">4547849</a>	150	08/17/1984	INTERFACE BETWEEN A MICROPROCESSOR AND A COPROCESSOR	SLAGER, JAMES
<a href="#">06110638</a>	<a href="#">4259243</a>	150	01/09/1980	PROCESS FOR THE PREPARATION OF 2,5-DIOXO-3H, 6H-FURO(3,2-B)FURAN-3A, 6A-DIACETIC ACID	SLAGER, JAMES E.
<a href="#">10086594</a>	Not Issued	30	02/27/2002	Method and system for deskewing parallel bus channels to increase data transfer rates	SLAGER, JAMES R.
<a href="#">10159488</a>	Not Issued	41	05/31/2002	System and method for increasing signal strength at a receiver in transmission lines with high attenuation	SLAGER, JAMES R.
<a href="#">60272222</a>	Not Issued	159	02/27/2001	Method and system for deskewing parallel bus channels to increase data transfer speed	SLAGER, JAMES R.
<a href="#">60295347</a>	Not Issued	159	06/01/2001	System and method for increasing signal strength at a receiver in transmission lines with high attenuation	SLAGER, JAMES R.

Inventor Search Completed: No Records to Display.

Search Another: Inventor

Last Name	First Name	
<input type="text" value="SLAGER"/>	<input type="text" value="JAMES"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)